MIL-STD-1750A: Military Standard Sixteen-Bit Computer Instruction Set Architecture
Prev	Chapter 5. Detailed Requirements	Next

5.96. No Operation

Addr
Mode  Mnemonic          Format/Opcode
                           8      4     4
                        --------------------
S     NOP               |  FF  |  0  |  0  |
                        --------------------

Description. No operation is performed.

Register Transfer Description.

None

Registers Affected. None

Prev	Home	Next
Extended Precision Floating Point Compare	Up	Break Point