| MIL-STD-1750A: Military Standard Sixteen-Bit Computer Instruction Set Architecture | ||
|---|---|---|
| Prev | Chapter 5. Detailed Requirements | Next |
Addr
Mode Mnemonic Format/Opcode
8 4 4
----------------------
R SVBR RA,RB | 5A | RA | RB |
----------------------
Description. Bit number N (0 <= N <= 15) of the register RB is set to one where the least significant four bits of the contents of register RA is N. Bits (RA)0-11 have no effect on the operation. If RA = RB, then the count is determined first and then the appropriate bit is changed.
Register Transfer Description.
(RB)N <-- 1 where N = (RA) 12-15;
Registers Affected. RB