5.51. Extended Precision Floating Point Store


Addr
Mode  Mnemonic          Format/Opcode
                           8      4      4           16
D     EFST   RA,ADDR    --------------------------------------
DX    EFST   RA,ADDR,RX |  9A  |  RA  |  RX  |  |    ADDR    |
                        --------------------------------------

Description. The contents of registers RA, RA+1, RA+2 are stored at the Derived Address, DA, DA+1, and DA+2.

Register Transfer Description.

[DA, DA+1, DA+2] <-- (RA, RA+1, RA+2);



Registers Affected. None